[meta-freescale] [meta-freescale-layer][PATCH 2/5] ipc: update to 74d6627

ting.liu at nxp.com ting.liu at nxp.com
Thu Jul 14 09:11:01 PDT 2016


From: Ting Liu <ting.liu at nxp.com>

Changelog:
af0a2a1 B4:DSP_BT: Add new DDRC target ID configuration parameter
c8a84c6 B4:L1D: Add support for L1 defense New flow
8e79e5c B4:DSP_BT: DSP cache-cluster init now done from DSP boot loader
44da44a B4:DSP_BT: Add support for DSP MMU configuration

Signed-off-by: Ting Liu <ting.liu at nxp.com>
---
 recipes-extended/ipc-ust/ipc.inc | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/recipes-extended/ipc-ust/ipc.inc b/recipes-extended/ipc-ust/ipc.inc
index f1dee08..0ccbba4 100644
--- a/recipes-extended/ipc-ust/ipc.inc
+++ b/recipes-extended/ipc-ust/ipc.inc
@@ -1,6 +1,6 @@
 DEPENDS = "virtual/kernel"
 
-SRC_URI = "git://git.freescale.com/ppc/sdk/ipc.git;branch=sdk-v1.9.x"
-SRCREV = "b010e35daf0a32ee45153fc76dd392949a3097a2"
+SRC_URI = "git://git.freescale.com/ppc/sdk/ipc.git;branch=sdk-v2.0.x"
+SRCREV = "74d662707558290f070f9589177db730444bc435"
 
 COMPATIBLE_MACHINE = "(bsc9132qds|bsc9131rdb|b4860qds|b4420qds)"
-- 
1.9.2



More information about the meta-freescale mailing list